Senior Silicon CAD Methodology Engineer, Google Cloud
Senior Silicon CAD Methodology Engineer, Google Cloud
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor’s degree in Electrical Engineering, Computer Science, or equivalent practical experience.
- 5 years of experience in ASIC/SoC design or CAD/EDA methodology, or EDA research and development/product engineering.
- Experience in programming languages such as Python or C++.
- Experience in developing and supporting end-to-end chip design flows.
Preferred qualifications:
- 8 years of experience in ASIC/SoC design or CAD/EDA methodology, or EDA research and development/product engineering.
- Experience in developing methodologies or flows specifically for 3DIC technology.
- Experience with cadence integrity 3DIC platform or synopsys 3DIC compilers.
About the job
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving team behind Google's groundbreaking innovations, empowering the development of our AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
Responsibilities
- Lead architecture and implementation of advanced PDCAD flows, enabling methodologies through automation tools.
- Optimize design flows for 3 Dimensional Integrated Circuit (3DIC) and advanced packaging to ensure manufacturability.
- Drive evaluation and integration of Electronic Design Automation (EDA) tools like Integrity 3DIC or synopsys 3DIC compiler from flow development point of view.
- Partner with global teams to standardize best practices in chip design flow techniques.
- Lead complex technical projects from concept to closure and mentor junior engineers.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.